

Fig. 1




Fig. 2

FIG. 3




Fig. 3





Fig. 4


FIG. 20 TO FIG. 23

50

Instruction
Byte #



Marker Bit
#



Branch ending
in bytes

Fig. 5

Offset	<=0	<=1	<=3	<=5	<=7	<=9	<=11	<=13	<=15
Marker Bit #	0	1	2	3	4	5	6	7	8

Fig. 6

50




Fig. 7

52




Fig. 8

FIG. 9






Fig. 9

50



Marker Bit
#



450

52

Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14





Fig. 15




Fig. 16




Fig. 17




Fig. 18

From Prediction
Logic 220
From Cache 1600




Fig. 19




Fig. 20




Fig. 21





Fig. 22






Fig. 24




Fig. 25




Fig. 26